|
| _REG_ (SSI_CTRLR0_OFFSET) io_rw_32 ctrlr0 |
|
| _REG_ (SSI_CTRLR1_OFFSET) io_rw_32 ctrlr1 |
|
| _REG_ (SSI_SSIENR_OFFSET) io_rw_32 ssienr |
|
| _REG_ (SSI_MWCR_OFFSET) io_rw_32 mwcr |
|
| _REG_ (SSI_SER_OFFSET) io_rw_32 ser |
|
| _REG_ (SSI_BAUDR_OFFSET) io_rw_32 baudr |
|
| _REG_ (SSI_TXFTLR_OFFSET) io_rw_32 txftlr |
|
| _REG_ (SSI_RXFTLR_OFFSET) io_rw_32 rxftlr |
|
| _REG_ (SSI_TXFLR_OFFSET) io_ro_32 txflr |
|
| _REG_ (SSI_RXFLR_OFFSET) io_ro_32 rxflr |
|
| _REG_ (SSI_SR_OFFSET) io_ro_32 sr |
|
| _REG_ (SSI_IMR_OFFSET) io_rw_32 imr |
|
| _REG_ (SSI_ISR_OFFSET) io_ro_32 isr |
|
| _REG_ (SSI_RISR_OFFSET) io_ro_32 risr |
|
| _REG_ (SSI_TXOICR_OFFSET) io_ro_32 txoicr |
|
| _REG_ (SSI_RXOICR_OFFSET) io_ro_32 rxoicr |
|
| _REG_ (SSI_RXUICR_OFFSET) io_ro_32 rxuicr |
|
| _REG_ (SSI_MSTICR_OFFSET) io_ro_32 msticr |
|
| _REG_ (SSI_ICR_OFFSET) io_ro_32 icr |
|
| _REG_ (SSI_DMACR_OFFSET) io_rw_32 dmacr |
|
| _REG_ (SSI_DMATDLR_OFFSET) io_rw_32 dmatdlr |
|
| _REG_ (SSI_DMARDLR_OFFSET) io_rw_32 dmardlr |
|
| _REG_ (SSI_IDR_OFFSET) io_ro_32 idr |
|
| _REG_ (SSI_SSI_VERSION_ID_OFFSET) io_ro_32 ssi_version_id |
|
| _REG_ (SSI_DR0_OFFSET) io_rw_32 dr0 |
|
| _REG_ (SSI_RX_SAMPLE_DLY_OFFSET) io_rw_32 rx_sample_dly |
|
| _REG_ (SSI_SPI_CTRLR0_OFFSET) io_rw_32 spi_ctrlr0 |
|
| _REG_ (SSI_TXD_DRIVE_EDGE_OFFSET) io_rw_32 txd_drive_edge |
|